


FIG.1

### LAYOUT DIAGRAM DIRECTED TO FIRST EMBODIMENT





### LAYOUT DIAGRAM DIRECTED TO SECOND EMBODIMENT




CONTENTS OF CONTACT

- BETWEEN FIRST METAL LAYER AND SECOND METAL LAYER (C<sub>V</sub>)
- BETWEEN FIRST METAL LAYER AND POLY-SILICON (Cp)
- BETWEEN FIRST METAL LAYER AND DEFFUSED LAYER

FIG.3

## LAYOUT DIAGRAM DIRECTED TO THIRD EMBODIMENT



CONTENTS
OF CONTACT


BETWEEN FIRST METAL LAYER AND SECOND
METAL LAYER (Cv)


BETWEEN SECOND METAL LAYER AND
POLY-SILICON (Cpp)

BETWEEN FIRST AND SECOND METAL LAYER AND
DEFFUSED LAYER


FIG.4


### LAYOUT DIAGRAM DIRECTED TO FOURTH EMBODIMENT







RELATIONSHIP BETWEEN UNIT WIRING REGION AND LAYOUT OF NAND GATE (FIFTH EMBODIMENT)






# RELATIONSHIP BETWEEN UNIT WIRING REGION AND LAYOUT OF NOR GATE (SIXTH EMBODIMENT)







### LAYOUT DIAGRAM DIRECTED TO SEVENTH EMBODIMENT






FIG.8


FUNCTIONAL CIRCUIT DIRECTED TO FIG.23 LAID-OUT WITH MANNERS OF FIRST AND THIRD EMBODIMENTS



LOGIC CIRCUIT CIR1 DIRECTED TO FIRST AND THIRD EMBODIMENTS



 ${\sf FIG.10}$  Logic circuit cir2 directed to first and third embodiments






FIG.12 LOGIC CIRCUIT CIR4 DIRECTED TO FIRST AND THIRD EMBODIMENTS






FIG.13

FUNCTIONAL CIRCUIT DIRECTED TO FIG.23 LAID-OUT WITH MANNERS OF FOURTH EMBODIMENT



7

15 (0UT1~0UT7) 느 CHARLE CONTROL LOGIC CIRCUIT CIR2 DIRECTED TO FOURTH EMBODIMENT  $\aleph$ N N FIG.15



LOGIC CIRCUIT CIR4 DIRECTED TO FOURTH EMBODIMENT FIG.17






FIG.18

LAYOUT OF FUNCTIONAL CIRCUIT GROUP ON SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE





# FIG.19 PRIOR ART

# LAYOUT DIAGRAM SHOWING A PORTION FUNCTIONAL CIRCUIT GROUP ENLARGED



# MULTI-LAYERED WIRING STRUCTURE AT EACH MANUFACTURING PROCESS OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE












FIG.23






FIG.24 PRIOR ART

FUNCTIONAL CIRCUIT DIRECTED TO FIG.23 LAID-OUT WITH MANNERS OF PRIOR ART



# FIG.25 PRIOR ART LOGIC CIRCUIT CIR1 DIRECTED TO PRIOR ART






FIG.27 PRIOR ART LOGIC CIRCUIT CIR3 DIRECTED TO PRIOR ART

